I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as First Class Mail, in an envelope addressed to: Commissioner for Patents, M/S Amendment, P.O. Box 1450, Alexandria, Virginia 22313-1450, on the date shown below.

Dated: November 19, 2004



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

David LEWIS

Serial No.: 10/626,264

Filing Date: July 23, 2003

For: MULTIPLEXER STRUCTURE WITH

INTERDIGITATED GATES AND

SHARED DIFFUSION

Examiner: F. Abraham

Group Art Unit: 2826

Docket No.: 306812005500

SUPPLEMENTAL INFORMATION DISCLOSURE **STATEMENT UNDER 37 C.F.R. § 1.97 & 1.98**

M/S Amendment Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

Dear Sir:

Pursuant to 37 C.F.R. §1.97 and § 1.98, Applicants submit for consideration in the above-identified application the documents listed on the attached Form PTO/SB/08a/b. Copies of non-patent literature are submitted herewith. The Examiner is requested to make these documents of record.

11/22/2004 YPOLITE1 00000024 031952 10626264

04 FC:1806

180.00 DA

	This Sup	plemental Information Disclosure Statement is submitted:			
	With th	he application; accordingly, no fee or separate requirements are required.			
	Before	the mailing of a first Office Action after the filing of a Request for Continued			
	Exami	nation under § 1.114. However, if applicable, a certification under 37 C.F.R. § 1.97			
	(e)(1) l	has been provided.			
	Within	three months of the application filing date or before mailing of a first Office Action			
	on the	merits; accordingly, no fee or separate requirements are required. However, if			
	applica	able, a certification under 37 C.F.R. § 1.97 (e)(1) has been provided.			
	After receipt of a first Office Action on the merits but before mailing of a final Office				
	Action	or Notice of Allowance.			
		A fee is required. A check in the amount of is enclosed.			
	\boxtimes	A fee is required. Accordingly, a Fee Transmittal form (PTO/SB/17) is attached			
		to this submission in duplicate.			
		A Certification under 37 C.F.R. § 1.97(e) is provided above; accordingly; no fee is			
		believed to be due.			
	After mailing of a final Office Action or Notice of Allowance, but before payment of the				
	issue f	ee			
		A Certification under 37 C.F.R. § 1.97(e) is provided above and a check in the			
		amount of is enclosed.			
		A Certification under 37 C.F.R. § 1.97(e) is provided above and a Fee Transmittal			
		form (PTO/SB/17 is attached to this submission in duplicate.)			

Applicants would appreciate the Examiner initialing and returning the Form PTO/SB/08a/b, indicating that the information has been considered and made of record herein.

The information contained in this Supplemental Information Disclosure Statement under 37 C.F.R. § 1.97 and § 1.98 is not to be construed as a representation that: (i) a complete search has been made; (ii) additional information material to the examination of this application does not exist;

(iii) the information, protocols, results and the like reported by third parties are accurate or enabling; or (iv) the above information constitutes prior art to the subject invention.

In the unlikely event that the transmittal form is separated from this document and the Patent Office determines that an extension and/or other relief (such as payment of a fee under 37 C.F.R. § 1.17 (p)) is required, Applicants petitions for any required relief including extensions of time and authorize the Commissioner to charge the cost of such petitions and/or other fees due in connection with the filing of this document to **Deposit Account No. 03-1952** referencing docket no. **306812005500**. However, the Commissioner is not authorized to charge the cost of the issue fee to the Deposit Account.

Dated: November 19, 2004

Respectfully submitted,

Robert E. Scheid

Registration No.: 42,126

MORRISON & FOERSTER LLP

425 Market Street

San Francisco, California 94105

(415) 268-6369



Substitute for form 1449/PTO

Sheet

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use as many sheets as necessary)

1 of 1

Complete if Known				
Application Number	10/626,264			
Filing Date	July 23, 2003			
First Named Inventor	David LEWIS			
Art Unit	2826			
Examiner Name	F. Abraham			
Attorney Docket Number	306812005500			

U.S. PATENT DOCUMENTS						
Examiner	Cite No.1	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where	
Initials*		Number-Kind Code ² (if known)			Relevant Passages or Relevant Figures Appear	
	1.	5,789,791	8/4/1998	Bergemont		
	2.	5,831,316	11/3/1998	Yu et al.		
	3.	6,197,671	3/6/2001	Bergemont		

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Cite No. ¹	Foreign Patent Document Country Code ³ -Number ⁴ -Kind Code ⁵ (<i>if known</i>)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶

*EXAMINER: Initial if information considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹ Applicant's unique citation designation number (optional). ² See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁵ Applicant is to place a check mark here if English language Translation is attached.

	NON PATENT LITERATURE DOCUMENTS					
Examiner Initials	Cite No. ¹					
	4.	Cetiner, B.A. (2002) "Global Modeling Approach for Pre-Matched Multifinger FET," Microwave and optical tech. letters, (32):174-178.				
	5.	Martin, Ken (2000). "Digital Integrated Circuit Design" Chapter 2 <i>In</i> Processing, Layout, and Related Issues. Oxford University Press, pp. 48-57.				
	6.	Rabaey, Jan M. et al. (2003). "Digital Integrated Circuits: A Design Perspective" Chapter 9 <i>In</i> Coping with Interconnect. C.G. Sodini ed., Prentice-Hall of India, pp. 456-457.				
	7.	Weste, Neil H. E. et al., (1994). "Principle of CMOS VLSI Design: A System Perspective" Chapter 4 In Circuit Characterization and Performance Estimation. P. S. Gordon ed., Addison Wesley Longman, pp. 186-188, 277-278.				

^{*}EXAMINER: Initial if information considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Examiner	Date	
Signature	Considered	

¹Applicant's unique citation designation number (optional). 2Applicant is to place a check mark here if English language Translation is attached.